

EL844046215

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

\* \* \* \* \*

Conductive Lines, Coaxial Lines, Integrated  
Circuitry, And Methods Of Forming Conductive  
Lines, Coaxial Lines, And Integrated Circuitry

\* \* \* \* \*

INVENTOR

Kie Y. Ahn

ATTORNEY'S DOCKET NO. MI22-660

EM025334676

09887044052404

B1 (1)  
INSPAT

TOP SECRET//  
REF ID:  
00000000000000000000000000000000

## TECHNICAL FIELD

This invention relates to methods of forming conductive lines, such as co-axial lines, and to integrated circuitry incorporating conductive lines.

## BACKGROUND OF THE INVENTION

As the density of integrated circuitry (IC) devices increases, continuing challenges are posed to find interconnect structures which are suitable for use with such densely-packed IC devices. For example, as clock cycles increase, interconnect structures which are capable of handling such clock cycles become necessary. Further, such interconnect structures must overcome concerns associated with signal propagation times, crosstalk, increased system noise and other spurious electrical effects which are detrimental to the performance of integrated circuits.

This invention arose out of concerns associated with providing integrated circuitry interconnect structures which are suitable for use with densely-packed, high-speed integrated circuitry devices.

## SUMMARY OF THE INVENTION

Conductive lines, such as co-axial lines, integrated circuitry incorporating such conductive lines, and methods of forming the same are described. In one aspect, a substrate having an outer surface is provided. A masking material is formed over the outer surface and subsequently patterned to form a conductive line pattern. An inner

5  
6  
7  
8

conductive layer is formed within the conductive line pattern, followed by formation of a dielectric layer thereover and an outer conductive layer over the dielectric layer. Preferred implementations include forming the inner conductive layer through electroplating, or alternatively, electroless plating techniques. Other preferred implementations include forming the dielectric layer from suitable polymer materials having desired dielectric properties. A vapor-deposited dielectric layer of Parylene is one such preferred dielectric material.

9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

#### BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 illustrates a cross-sectional view of a semiconductor wafer fragment at a preliminary processing step according to the present invention.

Fig. 2 illustrates the semiconductor wafer fragment of Fig. 1 at one processing step in accordance with one aspect of the invention subsequent to that of Fig. 1.

Fig. 3 illustrates the semiconductor wafer fragment of Fig. 1 at a processing step subsequent to that of Fig. 2.

Fig. 4 illustrates the semiconductor wafer fragment of Fig. 1 at a processing step subsequent to that of Fig. 3.

Fig. 5 is an isometric elevation of a portion of the semiconductor wafer fragment of Fig. 1 at the Fig. 4 processing step.

1      Fig. 6 illustrates the semiconductor wafer fragment of Fig. 1 at  
2      a processing step subsequent to that of Fig. 4, and in accordance with  
3      one embodiment of the present invention.

4      Fig. 7 illustrates the semiconductor wafer fragment of Fig. 1 at  
5      a processing step subsequent to that of Fig. 6.

6      Fig. 8 illustrates the semiconductor wafer fragment of Fig. 1 at  
7      a processing step subsequent to that of Fig. 7.

8      Fig. 9 illustrates the semiconductor wafer fragment of Fig. 1 at  
9      a processing step subsequent to that of Fig. 8.

10     Fig. 10 illustrates the semiconductor wafer fragment of Fig. 1 at  
11    a processing step subsequent to that of Fig. 9.

12     Fig. 11 illustrates the semiconductor wafer fragment of Fig. 1 at  
13    a processing step subsequent to that of Fig. 10.

14     Fig. 12 is a view taken along line 12-12 in Fig. 11.

15     Fig. 13 is a view taken along line 13-13 in Fig. 12.

16

17     **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

18     This disclosure of the invention is submitted in furtherance of the  
19    constitutional purposes of the U.S. Patent Laws "to promote the  
20    progress of science and useful arts" (Article 1, Section 8).

21     Referring to Fig. 1, a semiconductor wafer fragment in process is  
22    indicated generally at 15, and includes a semiconductive substrate 16  
23    having an outer surface 18. In the context of this document, the term  
24    "semiconductive substrate" is defined to mean any construction comprising

1 semiconductive material, including, but not limited to, bulk  
2 semiconductive materials such as a semiconductive wafer (either alone  
3 or in assemblies comprising other materials thereon), and semiconductive  
4 material layers (either alone or in assemblies comprising other  
5 materials). The term "substrate" refers to any supporting structure,  
6 including, but not limited to, the semiconductive substrates described  
7 above.

8 Referring to Fig. 2, conductive terminal members 20, 22, and 24  
9 are formed over outer surface 18. Such constitute exemplary respective  
10 node locations with which electrical connection or communication is  
11 desired. In accordance with one aspect of the invention, other  
12 conductive terminal members are formed over the substrate and extend  
13 into and out of the plane of the page upon which Fig. 2 appears.  
14 Such other conductive terminal members can form, together with the  
15 illustrated terminal members, respective pairs of upstanding, spaced-apart  
16 terminal members. One such exemplary pair is shown in Fig. 11  
17 at 20, 21 and discussed in more detail below. 12

18 Referring to Fig. 3, a first masking material layer 26 is formed  
19 over substrate 16 and the illustrated conductive terminal members.  
20 Accordingly, first layer 26 is formed over and between conductive  
21 terminal members which lie into and out of the plane of the page  
22 upon which Fig. 3 appears. An exemplary masking material is  
23 photoresist, although other masking materials can, of course, be used.  
24

P021290-04028860

1 *b6 b7 A4* Referring to Fig. 4, first layer 26 is patterned over outer  
2 surface 18 to form at least one, and preferably a plurality of conductive  
3 line patterns 28, 30, and 32. In one aspect, conductive line  
4 patterns 28, 30, and 32 expose at least portions of respective conductive  
5 terminal members 20, 22, and 24 and their respective mated terminal  
6 members which define the respective pairs of upstanding terminal  
7 members mentioned above. Ideally, and with reference to Fig. 5, this  
8 forms a trough 23 through first layer 26 which extends between and  
9 joins respective terminal member pairs such as exemplary pairs 20, 21.  
10 Yet, trough 23 does not extend to surface 18. Such can be  
11 accomplished by limiting the time of light exposure of the preferred  
12 photoresist of layer 26 such that only an outermost portion is light  
13 transformed for subsequent stripping. Alternately where layer 26  
14 constitutes another material such as SiO<sub>2</sub>, the formation of a trough  
15 between the silicon pairs in a manner which avoids surface 18 exposure  
16 could be achieved with a masked timed etch. An etch stop layer might  
17 also be used. Regardless, the trough formation enables the spaced-apart  
18 conductive terminal members, such as terminal members 20, 21, to be  
19 electrically connected through the respective conductive line patterns, as  
20 will become apparent below.

21 Referring to Fig. 6, and in accordance with a first preferred  
22 implementation, a first conductive layer 34 is formed over substrate 16  
23 and within conductive line patterns 28, 30, and 32. Such layer can be  
24 formed through any suitable technique. An exemplary technique is

TOP SECRET//SI

1 sputtering or otherwise blanket-depositing layer 34 over the substrate.  
2 In a preferred aspect, the sputtering is conducted in connection with an  
3 ionized magnetron sputtering reactor in order to ensure adequate step  
4 coverage within the illustrated conductive line patterns. Typical and  
5 exemplary materials for layer 34 include a bi-layer comprising titanium  
6 and copper, or chromium and copper. Such layer is preferably  
7 deposited to a thickness from between about 100 to 200 nanometers.  
8 Such layer forms a so-called seed layer for an electroplating process as  
9 described below.

10 Referring to Fig. 7, a second conductive layer 36 is formed over  
11 substrate 16, within conductive line patterns 28, 30, and 32, and over  
12 layer 34, preferably by electroplating techniques. Together, material of  
13 first layer 34 and second layer 36 will constitute an inner conductive  
14 layer or core of material which is formed within the line patterns.  
15 Exemplary materials for layer 36 include those materials which are  
16 suitable for use in electroplating processes, such as metal-comprising  
17 materials like copper and gold. Additionally, magnetic films comprising  
18 nickel, cobalt, and iron, and suitable alloys thereof can be used.

19 Referring to Fig. 8, amounts of layers 34, 36 are removed to  
20 effectively electrically isolate conductive material within the respective  
21 conductive line patterns 28, 30, and 32. In a preferred aspect, the  
22 conductive material is planarized as by suitable chemical mechanical  
23 polishing thereof relative to masking layer 26. This forms individual

1      inner conductive layers or cores which extend between and operably  
2      connect with individual terminal members of each respective pair.

3      In accordance with another preferred implementation, and one  
4      which follows from the Fig. 4 construction, the conductive material  
5      which is formed or provided within conductive line patterns 28, 30,  
6      and 32 can be formed through suitable known electroless plating  
7      techniques. Accordingly, only one layer of conductive material could be  
8      formed over the substrate and within the conductive line patterns.  
9      Processing in accordance with this implementation, after the formation  
10     of the conductive material layer, would otherwise take place substantially  
11     as described herein with respect to the first implementation.

12     Referring to Figs. 9 and 12, masking material 26 is removed from  
13     at least around conductive material portions which extend between  
14     respective spaced-apart conductive terminal members, such as pair 20, 21  
15     of Fig. 12. The conductive material portions comprise conductive  
16     lines 38, 40, and 42 which include other portions which are supported  
17     above, spaced from, or otherwise suspended over substrate outer  
18     surface 18 by the respective terminal members 20, 22, and 24.  
19     Accordingly, masking material is removed from elevationally below the  
20     conductive material portions which extend between the terminal members,  
21     thereby leaving such portions supported above the underlying substrate  
22     outer surface 18. Masking material 26 can be removed through any  
23     suitable technique such as oxygen plasma etching.

24

TOP SECRET//COMINT

1 Referring to Fig. 10, a dielectric layer 44 is formed over  
2 substrate 16 and at least some of the inner conductive layers comprising  
3 respective conductive lines 38, 40, and 42. Preferably, layer 44  
4 comprises a dielectric polymer layer which is formed over and surrounds  
5 at least the respective portions of conductive lines 38, 40, and 42 which  
6 are spaced from outer surface 18 and extend between the terminal  
7 members. An example material is Parylene. Parylene desirably has a  
8 lower dielectric constant, e.g. 2.6, as compared with dielectric constants  
9 of other materials such as  $\text{SiO}_2$  which can have dielectric constants from  
10 between 3.9 to 4.2. Such accommodates operating parameters of high  
11 speed integrated circuitry by increasing signal propagation (decreasing  
12 propagation times) and reducing interline coupling or crosstalk. The  
13 preferred Parylene material is preferably vapor phase deposited over the  
14 substrate and the respective conductive lines. Parylene and processing  
15 techniques which utilize Parylene are described in more detail in an  
16 article entitled "Low and High Dielectric Constant Thin Films for  
17 Integrated Circuit Applications", authored by Guttman et al, and  
18 presented to the Advanced Metallization and Interconnect Systems for  
19 VLSI Applications in 1996, held in Boston, Massachusetts, October 3-5,  
20 1996, and published in May/June 1997 by Material Research Society of  
21 Pittsburgh, Pa.

22 Preferably, dielectric layer 44 surrounds a substantial portion of  
23 the conductive material which constitutes conductive lines 38, 40,  
24 and 42. In accordance with one aspect of the invention, the substantial

portion of such material constitutes that portion of material which is suspended above outer surface 18. Such is more easily seen when Figs. 10 and 12 are viewed together.

Referring to Fig. 11, an outer conductive sheath 46 is formed over dielectric layer 44. Preferably, conductive sheath 46 constitutes a metal-comprising layer of material formed by chemical vapor deposition. Aluminum is an example preferred material. Layer 46 forms a coaxial outer conductive line component which is formed over dielectric layer 44.

Referring to Figs. 12 and 13, an exemplary upstanding pair of conductive terminal members 20, 21 (Fig. 12) are shown which illustrate a portion of conductive line 38 which is suspended above substrate outer surface 18. A portion of Fig. 12 has been broken away for clarity.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.